Alternative flash content

You need to upgrade your Flash Player

Get Adobe Flash player

CebaTech develops hardware acceleration platform and silicon intellectual property (IP) solutions that boost protocol-processing performance in data networking and enterprise storage systems and chips. CebaTech’s data compression solutions lower the TCO (Total Cost of Ownership) of data storage and WAN (Wide Area Network) connections for large enterprises.  Providing dedicated hardware for critical application protocols dramatically lowers system power and cooling requirements in the data center addressing today’s “Green” data center imperative.

The CebaFlex series of hardware acceleration boards are PCI Express®-enabled, FPGA-based subsystems that offload and accelerate compute-intensive protocols from the system CPU. They not only speed the time to market of new products; they also enhance the performance and functionality of existing systems through after-market installation and in-system reconfiguration.

 

The CebaRIP family of rapidly tunable silicon IP cores accelerates protocol execution in advanced SoC, ASIC and FPGA devices. The cores can be tuned for reuse in applications with diverse application-specific performance, power, area and cost requirements.

 

 

“After licensing CebaTech’s tunable GZIP compression IP core, we determined the need for three new features which required significant design changes. CebaTech executed the changes and delivered the new, verified RTL in four to five days. CebaTech’s rapidly tunable IP approach delivered a core that exactly met our requirements – and in a market-beating cycle time.”

- Jiebing Wang, VP of Engineering, Exar (formerly HiFn).

 

 

NEWS

June 24, 2010

CebaTech is a featured panelist on EE Times panel discussing FPGA processing sweet spots  >> listen to the panel discussion

June 17, 2010

Chip Estimate catches up with Joe Rash, CebaTech's VP of Business Development to discuss GZIP hardware IP usage in the industry >> view the interview

June14, 2010


CebaTech adds Multi-Stream GZIP and GUNZIP IP for Data Networking » more

May 18, 2010

Ramana Jampala, CebaTech's CEO, participates in Embedded System Conferece Roundtable. more >>

April 26, 2010


CebaTech Launches New CebaFlex FPGA-Based Board-Level Protocol Acceleration Subsystems » more

March 23, 2010


Chip Estimate online journal - Unzipping the GZIP compression protocol » more


March 3, 2010


Embedded.com,  The Official Site of the Embedded Development Community  — The importance of FPGA-to-ASIC solutions to accelerate CPU-based protocols » more

January 22, 2010


Computer Technology Review - Encryption and Compression for Enterprise Storage Solutions » more

EVENTS

 

 

Maximizing the Flexibility of FPGAs

Listen to the panel discussion here: FPGA Processing Sweet Spots...

Panelists:
  Actel
  ARM
  CebaTech
  Xilinx