LZRW3 Compression Core

AltraCores LZRW3 Core implements Ross Williams’ LZRW3 algorithm, enabling a state of the art FPGA or ASIC solution for wire-speed, lossless data compression and decompression. The AltraCores implementation is a standalone soft IP core that performs the compression and expansion functions with higher speed and throughput than software.

AltraCores LZRW3 Cores come complete with:

  • Verilog RTL source code
  • Verilog test bench and test scripts
  • Synthesis and timing constraints
  • Optional C and System C model
  • Optional aggregation interface wrapper

 

 

Follow Us

Altior, Inc. Twitter

About Us

Altior develops hardware acceleration solutions that boost protocol execution performance in embedded systems.

More Info

Resource Center

Altoir provides a wide range of hardware protocol acceleration solutions for data networking and enterprise storage applications.

More Info

Contact Us

Altior, Inc.
444 Route 35 South, Building B
Eatontown, NJ 07724
Telephone: 732-440-1280
E-Mail: info@altior.com

More Info

Support Center

Altoir’s support center provides ready access to product information and expert assistance.
Telephone: 732.440.1280 x200
Email: support@altior.com